

MPC8349E-mITXE Reference Design Platform User's Guide

The MPC8349E-mITXE reference design platform is a system featuring the powerful PowerQUICC™ II Pro processor, which includes a built-in security accelerator. This low-cost, high-performance system solution consists of a printed circuit board (PCB) assembly known as the MPC8349E-mITXE Board, a hard disk, plus a board support package (BSP), distributed in a CD image. This BSP enables fastest possible time-to-market for development or integration of applications including media servers, network attached storage devices, and next-generation small office home office/small medium business gateways.

[Section 1, "MPC8349E-mITXE Board,"](#) describes the board in terms of its hardware: the features, specifications, block diagram, connectors, interface specification, and hardware straps.

[Section 2, "Getting Started,"](#) describes the board settings and physical connections needed to boot the MPC8349E-mITXE board.

[Section 3, "MPC8349E-mITXE Software,"](#) describes the software that is shipped with the platform.

Use this manual in conjunction with the following documents:

- *MPC8349E PowerQUICC™ II Pro Integrated Host Processor Family Reference Manual* (MPC8349ERM)

Contents

1. MPC8349E-mITXE Board	2
2. Getting Started	39
3. MPC8349E-mITXE Software	45
4. Revision History	46

WARNING

This is a class A product. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

NOTE

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

- *MPC8349E PowerQUICC II Pro Integrated Host Processor Hardware Specifications (MPC8349EEC)*
- *Hardware and Layout Design Considerations for DDR Memory Interfaces (AN2582)*
- MC9S08QG8 Data Sheet

1 MPC8349E-mITXE Board

This section presents the features and block diagram, specifications, and mechanical data for the MPC8349E-mITXE board.

1.1 Features

This section presents the features, specification, and block diagram of the MPC8349E-mITXE board. The features are as follows:

- CPU: Freescale MPC8349E running at 533/266 MHz (CPU/CSB (Coherent System Bus))
- Memory subsystem:
 - 256 MByte unbuffered DIMM SDRAM that is expandable to 1 Gbyte
 - 16 MByte Flash memory (two Macronix[™] MX29LV640M Flash memory banks or two ESSI EN29LV640 Flash memory banks)
 - Type I Compact Flash connector to interface with the compact Flash storage card in true IDE mode (3.3 mm thick)
- Interfaces:
 - 10/100/1000 BaseT Ethernet ports:
 - TSEC1, GMII interface: one 10/100/1000 BaseT RJ-45 with RJ-45 interface using Vitesse[™] VSC8201 single port 10/100/1000 BaseT PHY
 - TSEC 2, GMII interface: five 10/100/1000 BaseT RJ-45 with Vitesse VSC7385 SparX-G5[™] 5 + 1 port Gigabit Ethernet integrated PHY switch
 - USB 2.0 host and OTG and hub:
 - USB1, ULPI interface: four USB2.0 type A receptacle connectors, with Genesys Logic[™] GL850A 4-PORT USB 2.0 hub controller
 - USB2, ULPI interface: one USB2.0 type mini-AB receptacle connector, with SMSC[™] USB3300 Hi-Speed USB host/device/OTG PHY
 - Serial ATA controller:
 - Silicon Image[™] SiI3114 PCI to serial ATA controller that connects to a 66 MHz PCI-1
 - Supports four independent serial ATA channels
 - PCI2: 32-bit PCI interface running at up to 66 MHz
 - One 32-bit 3.3 V PCI slot connected to PCI-2
 - One 32-bit 3.3 V miniPCI slot connected to PCI-2
 - ST M24256 Serial EEPROM
 - Dallas[™] DS1339 RTC with battery holder

- Freescale MC9S08QG8 MCU (20 MHz HCS08 CPU) for fan control and soft start
- Board connectors:
 - Expansion connectors: 16-bit local bus expansion connector, 9-bit addressing for external Local Bus Expansion (LEXP) module
 - LCD interface using GPIO
 - 2 × 10 ATX power supply connector
 - RS-232 connectors
 - 1 × 9 pin DB9 receptacle
 - 1 × 10 pin 2.54 mm connector
 - JTAG/COP for debugging
 - Form factor: Mini-ITX form factor (170 mm × 170 mm, or 6692 mils × 6692 mils)
- 6-layer Printed Circuit Board (4-layer signals, 2-layer power and ground)

Figure 1 shows the MPC8349E-mITXE board block diagram.




Figure 1. MPC8349E-mITXE Board Block Diagram

1.2 Board-Level Functions

The board-level functions discussed in this section are reset, interrupts, and clock distribution.

1.2.1 Reset and Reset Configurations

The MPC8349E-mITXE reset module generates a single reset to reset the MPC8349E and other peripherals on the board. The reset unit provides power-on reset, hard reset, and soft reset signals in compliance with the MPC8349E hardware specification. Figure 2 shows the reset circuitry.




Figure 2. Reset Circuitry of the MPC8349E

- Hard reset is generated either by the COP/JTAG port or the MPC8349E.
- Power-on reset is generated by the Maxim MAX811 device. When $\overline{MR}$ is deasserted and 3.3 V is ready, the MAX811 internal timeout guarantees a minimum reset active time of 150 ms before $\overline{PORESET}$ is deasserted. This circuitry guarantees a 150 ms $\overline{PORESET}$ pulse width after 3.3 V reaches the right voltage level, and this meets the specification of the $\overline{PORESET}$ input of MPC834x.
- COP/JTAG port reset provides convenient hard-reset capability for a COP/JTAG controller. The $\overline{RESET}$ line is available at the COP/JTAG port connector. The COP/JTAG controller can directly generate the hard-reset signal by asserting this line low.
- Push button reset interfaces the $\overline{MR}$ signal with a debounce capability to produce a manual master reset of the processor card.
- Soft reset is generated by the COP/JTAG port. Assertion of $\overline{SRESET}$ causes the MPC8349E to abort all current internal and external transactions and set most registers to their default values.

1.2.2 External Interrupts

Figure 3 shows the external interrupt circuitry to the MPC8349E.




Figure 3. MPC8349E Interrupt Circuitry

Following are descriptions of the interrupt signals shown in Figure 3:

- Local bus connector interrupt ($\overline{\text{LEXP_IRQ1}}$, $\overline{\text{LEXP_IRQ0}}$). The local bus expansion connector has two interrupt signals that are ORed on the MPC8349E-mITXE board and generate an interrupt to the MPC8349E $\overline{\text{IRQ1}}$.
- PHY interrupt ($\overline{\text{GBE1_IRQ}}$) and RTC interrupt ($\overline{\text{RTC_IRQ}}$). The VSC8201 GBE PHY interrupt is ORed with the DS1339 RTC interrupt and connected to $\overline{\text{IRQ2}}$ of the MPC8349E. Therefore, the system software can detect the status of the Ethernet link, the PHY internal status, and the RTC status.
- PCI interrupt ($\overline{\text{PCI_INTA}}$, $\overline{\text{PCI_INTB}}$). The 32-bit PCI slot $\overline{\text{INTA}}$ and $\overline{\text{INTB}}$ are connected to the $\overline{\text{IRQ4}}$ and $\overline{\text{IRQ5}}$ of the MPC8349E, respectively, and the MiniPCI $\overline{\text{INTA}}$ is connected to $\overline{\text{IRQ5}}$ of the MPC8349E.
- SATA interrupt ($\overline{\text{SATA_INTA}}$). The on-board SATA controller (SiI3114) interrupt signal is connected to the $\overline{\text{IRQ6}}$ of the MPC8349E.
- USB over current ($\overline{\text{USB1_IRQ}}$, $\overline{\text{USB2_IRQ}}$). The USB1 and USB2 power supplies have an over current detection circuit and generate an interrupt when the current limit reaches (2A) or a thermal shutdown or under voltage lockout (UVLO) condition occurs. These two interrupt pins are ORed to generate an interrupt to $\overline{\text{IRQ3}}$ of the MPC8349E.
- Compact Flash interrupt ($\overline{\text{PCCARD_IRQ}}$) and L2 Switch (VSC7385) interrupt ($\overline{\text{L2_IRQ1}}$, $\overline{\text{L2_IRQ0}}$). The L2 Switch (VSC7385) has two IRQs that are ORed with the compact Flash interrupt signal and generate an interrupt to the MPC8349E via the $\overline{\text{IRQ7}}$ signal.

1.2.3 Clock Distribution

Figure 4 and Table 1 show the clock distribution on the MPC8349E-mITXE board.




Figure 4. MPC8349E-mITXE Clock Scheme

Table 1. Clock Distribution

Clock Frequency	Module	Generated by	Description
66.666 MHz	MPC8349E CLKIN	66.666 MHz oscillator	The MPC834x uses CLKIN to generate the PCI_SYNC_OUT clock signal, which is fed back on the board through the PCI_SYNC_IN signal to the internal system PLL. From the power-on reset configuration, the CSB clock is generated by the internal PLL and is fed to the e300 core PLL for generating the e300 core clock. The GPL5 (CFG_CLKIN_DIV) configuration input selects whether CLKIN or CLKIN/2 is driven on the PCI_SYNC_OUT signal. The GPL5 is tied to jumper J22.D.
125 MHz	MPC8349E TSEC	VSC8201	For TSEC operation, a 125 MHz clock is provided by the gigabit Ethernet PHY (VSC8201) on the board.
133/166 MHz	DDR SDRAM	MPC8349E	The DDR memory controller is configured to use the 1:1 mode CSB to DDR clock for the DDR interface. The local bus clock uses CCB/n clock, where n is configured from the LCRR register.
25 MHz	SATA Controller (Sil3114) GBE PHY (VSC8201) GBE L2 Switch (VSC7385)	125 MHz oscillator	The 25 MHz oscillator generates the clock for the Sil3114, VSC7385, and VSC8201
33/66 MHz	PCI 32-bit slot and MiniPCI slot	MPC8349E	The PCI module uses the PCI_SYNC_IN as its clock source. The trace of the PCI_SYNC_IN/PCI_SYNC_OUT signal is synchronized with all the PCI signals of the PCI slots. The trace length of the PCI_SYNC_IN/PCI_SYNC_OUT clock is 2.5 inches from the pin of the PowerQUICC II Pro device to the PCI sockets.
24 MHz	USB PHY1 and PHY2 (USB3300)	24 MHz crystal	
12 MHz	USB HUB (GL850A)	12 MHz crystal	
32.768 KHz	RTC (DS1339)	32.768 KHz crystal	

1.2.4 DDR SDRAM Controller

MPC8349E uses DDR SDRAM as the system memory. The DDR interface uses the SSTL2 driver/receiver and 2.5 V power. A $V_{ref} 2.5V/2$ is needed for all SSTL2 receivers in the DDR interface. For details on DDR timing design and termination, refer to the Freescale application note entitled *Hardware and Layout Design Considerations for DDR Memory Interfaces* (AN2582). The termination scheme uses one series resistor (R_S) from the MPC8349E to the memory and one termination resistor (R_T) attached to the termination rail (V_{TT}). This approach is used in commodity PC motherboard designs.

The MPC8349E reads the DIMM SPD data using the DIMM SCL (clock) and the SDA (data) signals through the I2C2 interface. [Figure 5](#) shows the DDR SDRAM controller connection.




Figure 5. DDR SDRAM Connection

1.2.5 Local Bus Controller

The MPC8349E local bus controller has a 32-bit LAD[0–31] address that consists of data multiplex bus and control signals. The local bus speed is up to 133 MHz. To interface with the standard memory device, an address latch must provide the address signals. The LALE is used as the latching signal. To reduce the load of the high speed 32-bit local bus interface, there is a data buffer for all low-speed devices attached to the memory controller. The followings modules are connected to the local bus:

- On-board single bank 2/4/8/16 Mbyte Flash memory
- Compact Flash interface
- GBE L2 switch (VSC7385) parallel interface (PI)
- Expansion connector for the 32-bit local bus interface

Figure 6 shows the block diagram and connections for the local bus.




Figure 6. Local Bus Connections

1.2.6 On-Board Flash Memory

Through the general-purpose chip-select machine (GPCM), the MPC8349E-mITXE provides a total of 2/4/8/16 Mbyte of 90 ns Flash memory using one chip-select signal. The Flash memory is used with the 16-bit port size. As Table 2 shows, either of the two Flash memory devices can be selected as the boot Flash.

Table 2. Boot Flash Selection

J22.E	BOOT1	Boot Flash	Backup Flash
Jumper Off	1	U4	U7
Jumper On	0	U7	U4

A boot Flash selector jumper allows the user to select between two different boot images in each bank of Flash memory.

Table 3. Flash Memory Map

	16 Mbyte MX29LV640M (2 × 8 Mbyte)
Boot Flash	0xFE80_0000 to 0xFEFF_FFFF
Backup Flash	0xFE00_0000 to 0xFE7F_FFFF

1.2.7 I²C

The MPC8349E has two I²C interfaces. On the MPC8349E-mITXE board, the MPC8349E acts as I²C master for both I²C buses (I2C1 and I2C2). I2C1 is connected to the M24256 serial EEPROM, and I2C2 is connected to the DDR DIMM module SPD (serial presence detect) EEPROM, the two PCF8574 I²C expanders, the DS1339 RTC (real time clock) and the I²C interface of the MC9S08QG8.

The M24256 serial EEPROM can be used to store the reset configuration word of the MPC8349E, as well as storing the configuration registers values if boot sequencer of MPC8349E is enabled. If user wants to load the reset configuration word from the I2C1 M24256 EEPROM, the jumper J22 should be set to ABCDEFGH=01011110, with 1=jumper removed and 0=jumper installed. For more details on how to program the reset configuration word value in I²C EEPROM and the boot sequencer mode, please refer to the MPC8349ERM. The I²C address of the M24256 EEPROM on I2C1 bus is 0x50.

The DDR SPD EEPROM is connected to the I2C2 of MPC8349E. The bootloader program optionally reads the SPD EEPROM data to determine the DDR DIMM physical structure (e.g. number of rows and columns), the DDR timings (e.g. CAS latency, re-fresh timing), and setup the configuration registers of the MPC8349E DDR memory controller. The I²C address of the DDR SPD EEPROM on I2C2 bus is 0x51.

There are two PCF8574A I²C I/O expander on the MPC8349E-mITXE board to provide general purpose I/O expansion via the I2C2 interface. The first PCF8574A (U8) has I2C2 address 0x38 and it is able to control the Green LED (D1) and Yellow LED (D2), set the VSC8201 to powerdown mode, set the logic level of PCI_PME signal of the miniPCI card, and enable the LCD interface of the MPC8349E-mITXE board. The bit definition of this PCF8574A (U8) is defined as in [Table 4](#).

Table 4. PCF8574A (U8) Bit Descriptions

PCF8574A (U8) Bit[0..7]	Name	Read/Write	Description
0	LED0	Write only, read returns 1	LED0 control 0: LED is on 1: LED is off
1	LED1	Write only, read returns 1	LED1 control 0: LED is on 1: LED is off
2	VSC8201_PWN	Write only, read returns 1	VSC8201 power down control 0: VSC8201 PHY is powerdown 1: VSC8201 PHY in normal mode
3	MPCI_PME	Write only, read returns 1	Output from the miniPCI card to indicate power management event 0: power management event has occurred 1: power management event has not occurred
4	LCD_EN	Write only, read returns 1	Enable/disable the LCD interface 0: LCD interface is enabled 1: LCD interface is disabled
5	Not used	—	—
6	Not used	—	—
7	Not used	—	—

The second PCF8574A (U10) has I2C2 address 0x39 and it is able to detect the board revision number, the compact Flash presence (card detect), the miniPCI clock run signal level, the PCI (slot and miniPCI) M66EN signal level and detect which Flash is currently used to boot. The bit definition of this PCF8574A (U10) is defined as in [Table 5](#).

Table 5. PCF8574A (U10) Bit Descriptions

PCF8574A (U10) bit[0..7]	Name	Read/Write	Description
0	REV1	Read only, write has no effect	Board revision number REV[0:1] definition 00: revision 0.0 01: revision 0.1 10: revision 1.0 11: reserved
1	REV0		
2	Reserved	Read only, write has no effect	Reserved for future use
3	CF_CD	Read only, write has no effect	Compact Flash Card Detect 0: Compact Flash is installed 1: Compact Flash is removed

Table 5. PCF8574A (U10) Bit Descriptions (continued)


PCF8574A (U10) bit[0..7]	Name	Read/Write	Description
4	MPCI_CLKRUN	Read/Write	MiniPCI clock run signal level, defined by the PCI Mobile Design Guide. 0: MiniPCI clock is in normal operating frequency 1: MiniPCI clock is stopped or running very low
5	PCI_M66EN	Read only, write has no effect	PCI M66EN Signal 0: PCI M66EN signal is low, indicates the PCI cards on PCI slot and miniPCI slot are not 66 MHz capable 1: PCI M66EN signal is high, indicates the PCI cards on PCI slot and miniPCI slot are 66 MHz capable
6	BOOT0	Read only, write has no effect	Used to determine which Flash is used for boot Flash 0: Flash 0 (U4) is the boot Flash 1: Flash 1 (U7) is the boot Flash
7	Not used	—	—

The DS1339 RTC is connected to I²C with address 0x68. The software running on PowerPC core can read or write to the RTC through the I2C2 interface.

1.2.8 Compact Flash Interface

A compact Flash interface connects directly to the local bus without a PCMCIA controller. The true IDE mode is the only compact Flash operating mode supported by this connection. Hot insertion and removal is not supported. The MPC8349E universal programmable machine A (UPMA) is used to generate the required timing for $\overline{\text{IORD}}$ and $\overline{\text{IOWR}}$ through the LGPL0 and LGPL1 signals.

The true IDE mode requires three address signals ($\text{A}[0:2]$) and two chip-enable signals ($\overline{\text{CE}}[1:2]$) to address the 10 registers in the AT task file. Therefore, glue logic is used to split $\overline{\text{CS3}}$ into two regions. One chip-select signal ($\overline{\text{CS3}}$) is assigned to the compact Flash interface. Glue logic is used to generate the $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ signals required by the compact Flash. The logic simply uses the local bus address A22 to determine which chip-enable signal is generated. See [Figure 7](#).


Figure 7. $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$ Generation Logic

The AT task file and the corresponding address/chip-enable signal level are shown in [Table 6](#).

Table 6. AT Task File

CE2	CE1	Compact Flash Address	Read($\overline{\text{IORD}}=\text{L}$)	Write($\overline{\text{IOWR}}=\text{L}$)	Local Bus Address
1	0	0h	Data register (16 bits)	Data register (16 bits)	0xnnnn_n000
1	0	1h	Error register	Feature register	0xnnnn_n001
1	0	2h	Sector count register	Sector count register	0xnnnn_n002
1	0	3h	Sector number register	Sector number register	0xnnnn_n003
1	0	4h	Cylinder low register	Cylinder low register	0xnnnn_n004
1	0	5h	Cylinder high register	Cylinder high register	0xnnnn_n005
1	0	6h	Drive head register	Drive head register	0xnnnn_n006
1	0	7h	Status register	Command register	0xnnnn_n007
0	1	6h	Alternate status register	Device control register	0xnnnn_n106
0	1	7h	Drive address register	Reserved	0xnnnn_n107

[Figure 8](#) shows the UPM timing diagram for LGPL0 ($\overline{\text{IORD}}$) and LGPL1 ($\overline{\text{IOWR}}$). The UPM table of these two signals is listed in [Table 7](#).




Figure 8. Read/Write UPM Timing of Compact Flash

The UPM RAM words of compact Flash read/write are shown in [Table 7](#).

Table 7. UPM RAM Word for Compact Flash Read/Write

Read			Write		
Address	Address (Hexadecimal)	RAM Word	Address	Address (Hexadecimal)	RAM Word
0	0x00	0xCFFF_FC00	24	0x18	0xCFFF_FC00
1	0x01	0x0FFF_FF00	25	0x19	0x0FFF_FF00
2	0x02	0x0FAF_FF00	26	0x1A	0x0FF3_FF00
3	0x03	0x0FAF_FF00	27	0x1B	0x0FF3_FF00
4	0x04	0x0FAF_FD00	28	0x1C	0x0FF3_FE00
5	0x05	0x0FAF_FC04	29	0x1D	0x0FFF_FC00
6	0x06	0x0FFF_FC00	30	0x1E	0x3FFF_FC05
7	0x07	0x3FFF_FC01			

1.2.9 GBE L2 Switch (VSC7385) Parallel Interface

The Gigabit Ethernet L2 switch (VSC7385) parallel interface, connected to the local bus of the MPC8349E, gives the MPC8349E the ability to load program into the internal instruction memory of the switch at boot up, and to allow access of the internal registers of the L2 switch by the MPC8349E. The MPC8349E general-purpose chip-select machine (GPCM) generates the timing of read/write accesses. Read/write accesses to the VSC7385 are terminated by the $\overline{\text{DONE}}$ signal, which is connected to the $\overline{\text{LGTA}}$ of the GPCM and generates the internal $\overline{\text{TA}}$ for the PowerPC™ core. [Figure 9](#) shows the connection between the VSC7385 and the MPC8349E.




Figure 9. Parallel Interface of VSC7385

1.2.10 Local Bus Expansion Connector

The local bus expansion connector (J2) provides the signals listed in [Table 8](#) to interface external devices.

Table 8. Local Bus Expansion Connector (J2) Pin Assignment

Pin	Signal	Pin	Signal
1	LBD15	2	WE
3	LBD14	4	LWE0
5	LBD13	6	LEXP_IRQ1
7	LBD12	8	LEXP_IRQ0
9	LBD11	10	LWE1
11	LBD10	12	3.3V
13	LBD9	14	3.3V
15	LBD8	16	3.3V
17	LBD7	18	3.3V
19	LBD6	20	GPIO0
21	LBD5	22	GPIO1
23	LBD4	24	GPIO2
25	LBD3	26	GPIO3
27	LBD2	28	GPIO4
29	LBD1	30	GPIO5
31	LBD0	32	CS2
33	LBA31	34	CS2
35	LBA30	36	GND
37	LBA29	38	GND
39	LBA28	40	GND
41	LBA27	42	GND
43	LBA26	44	SPISEL
45	LBA25	46	SPICLK
47	LBA24	48	SPIMISO
49	LBA23	50	SPIMOSI

1.2.11 SATA Controller

A SATA controller device for storage applications, SiI3114, is attached to the PCI1 interface with IDSEL = AD16. There are four SATA channels, as shown in Figure 10. The SiI3114 requires a 25 MHz input clock, which is provided by the a 25 MHz oscillator. It requires 3.3 V and 1.8 V supply voltages.




Figure 10. SiI3114 Connections

1.2.12 10/100/1000 BaseT Interface

On the MPC8349E-mITXE board, GMII mode is used on TSEC1 and TSEC2, which are connected to the on-board 10/100/1000 PHY (VSC8201) and the 5-port GBE switch (VSC7385), respectively. The TSEC I/O voltage is set to 3.3 V. The GMII (1000 BaseT) is a source synchronous bus. For a transmit bus connection, it is synchronous to GTX_CLK from the TSEC module. The receive bus connection is synchronous to RX_CLK generated from the PHY device. When the speed is 10/100 BaseT (MII), both transmit and receive clocks are generated by the VSC8201 PHY device. The VSC7385 GMII interface cannot be downgraded to MII mode, so only GMII (1000BaseT) mode is supported as the interface to the MPC8349E. The MPC8349E MII management interface is connected to the VSC8201 only. Figure 11 shows the connection between the MPC8349E TSEC1 to the VSC8201 and TSEC2 to the VSC7385.




Figure 11. GMII Interface Connection for 10/100/1000 BaseT Ethernet

1.2.13 RS-232 Port

Figure 12 illustrates the serial port connection using a MAX3232 3.3 V RS-232 driver to interface with a 9-pin D type female connector. This serial connection runs at up to 115.2 Kbps.




Figure 12. UART Debug Port Connection

1.2.14 USB 2.0 Interface

The MPC8349E has two internal USB modules (USB0 and USB1), a multi-port host (MPH) module, and a dual-role (DR) module. On the MPC8349E-mITXE board, both USB0 and USB1 connect to USB PHY (USB3300) through the 8-bit UTMI low pin count interface (ULPI). For USB0, the USB3300 PHY connects to an on-board USB2.0 hub controller (GL850A) to expand the USB interfaces to four USB2.0 host ports. For USB1, the USB3300 PHY connects to a USB Mini-AB type receptacle connector that serves as a host/device/OTG USB interface. Table 9 shows the USB0 and USB1 configuration. Note that OTG software support is subject to Linux kernel support.

Table 9. USB Port 0 and Port 1 Configurations

Port	Interface Type	USB PHY	Operating Mode	USB Hub	Connector Type
USB Port 0	ULPI	USB3300	MPH Host	GL850A	4 x Type B Receptacle
USB Port 1	ULPI	USB3300	DR Host/Device/OTG	Nil	1 x Type Mini-AB Receptacle

Figure 13 shows the connection of USB port 0 and port 1.




Figure 13. USB Port 0 and Port 1 Connections

1.2.15 PCI Subsystem

The MPC8349E has two PCI interfaces (PCI1 and PCI2). PCI1 interface signals connect only to the SATA controller (SiI3114). PCI2 connects to a 32-bit 3.3 V PCI slot and the MiniPCI slot.




Figure 14. PCI Subsystem

1.2.16 MCU Subsystem

The Freescale MC9S08QG8 is a highly integrated, low-power microcontroller that offers 8 Kbyte Flash memory, 512 bytes of SRAM, I²C, SCI, SPI, 10-bit A/D, timers, and on-chip debugging. It can use an external 32.768 KHz crystal oscillator or an internal oscillator (trim-able to $\pm 2\%$), with an on-chip frequency locked loop multiplier to 8 MHz bus clock operation. In this design, it provides push button soft power-up, software-controlled power-down, and fan and LED control. With additional microcontroller firmware, it can provide an I²C real-time clock and EEPROM emulation capability, thermal measurement, IR remote control, and other advanced features. The main connection to the MPC8349E is I²C (1), but an alternative UART (2) connection is also available.

1.2.17 COP/JTAG Port

The common on-chip processor (COP) is part of the MPC8349E JTAG module and is implemented as a set of additional instructions and logic. This port can connect to a dedicated emulator for extensive system debugging. Several third-party emulators in the market can connect to the host computer through the Ethernet port, USB port, parallel port, RS-232, and so on. A typical setup using a USB port emulator is shown in [Figure 15](#).





Figure 15. Connecting the MPC8349E-mITXE Board to A Parallel Emulator

The 16-pin generic header connector carries the COP/JTAG signals and the additional signals for system debugging. The pinout of this connector is shown in [Figure 16](#).

	1		
TDO			GND
TDI			TRST
Pull-up			Pull-up
TCK			NC
TMS			GND
SRESET			GND
HRESET			NC
CKSTP_OUT			GND

Figure 16. MPC8349E-mITXE Board COP Connector

The MPC8349E-mITX board PCB top view is shown in [Figure 17](#), with the references of LEDs, jumpers, headers, and switches.



The MPC8349E-mITXE board bottom view is shown in [Figure 18](#).




Figure 18. MPC8349E-mITXE Bottom View

CAUTION

Use Compact Flash 3.3 V only. Powerdown before insertion or removal.

CAUTION

Use Mini-PCI 3.3 V only. Powerdown before insertion or removal

1.4 Connectors

This section describes the MPC8349E-mITXE connectors and their pin assignments.

1.4.1 Case Connector

The case connector (J10) connects to the case power switch, power LED, reset switch, and hard disk LED.

- PWR_SW can connect to the 2-pin power push button on the front panel.
- PWR_LED lights when the system is turned ON.
- RST_SW can connect to the 2-pin reset push button on the front panel.
- HD[0:3] are the hard disk LEDs that show activity on each hard disk.

Table 10 lists the pin assignments of the case connector.

Table 10. Case Connector J10 Pin Assignments

Pin	Signal
1	Power LED K
2	Power LED A
3	Power LED A
4	GND
5	Power On
6	GND
7	RESET
8	HD0 LED K
9	HD0 LED A
10	HD1 LED K
11	HD1 LED A
12	HD2 LED K
13	HD2 LED A
14	HD3 LED K
15	HD3 LED A

1.4.2 COP Connector

The COP connector (P17) allows the user to connect a COP/JTAG-based debugger to the MPC8349E-mITXE board for debugging. Table 11 lists the pin assignments of the COP connector.

Table 11. COP Connector Pin Assignments

Pin	Signal	Pin	Signal
1	TDO	2	GND
3	TDI	4	TRST
5	$\overline{\text{QREQ}}$	6	VDD_SENSE
7	TCK	8	$\overline{\text{CHKSTOP_IN}}$
9	TMS	10	NC
11	$\overline{\text{SRESET}}$	12	NC
13	$\overline{\text{HRESET}}$	14	GND

1.4.3 RS-232 Connectors

Serial interface COM1 is available at connector P15, and another serial port connection COM2 is available through a 10-pin connector P16 with pin assignment as shown in [Table 12](#).

Table 12. COM2 Connector Pin Description

Pin	Signal	Pin	Signal
1	GND	2	TXD
3	RXD	4	NC
5	NC	6	GND
7	CTS	8	RTS
9	NC	10	NC

1.4.4 Serial ATA (SATA) Connectors

The SATA connectors (P3, P4, P6, P8) connect to the serial ATA hard disks through serial ATA cables. P3 corresponds to harddisk0, and P4, P6, P8 correspond to harddisk1, harddisk2, and harddisk3, respectively.

1.4.5 Local Bus Expansion Connector

The local bus expansion connector (J2) provides 16-bit data and 9-bit addressing capability for external modules controlled by a single chip-select signal ($\overline{CS2}$). It has six GPIO pins, two IRQs, and one SPI interface. The pin assignments are listed in [Table 8](#) in [Section 1.2.10, “Local Bus Expansion Connector.”](#)

1.4.6 PCI Slot

The MPC8349E-mITXE board has one 32-bit 3.3 V PCI expansion slot (P1) for an expansion card.

WARNING

Only the 3.3 V PCI Card is supported. Turn OFF power during insertion and removal of PCI card.

3.3 V PCI cards can be identified by the key position on the PCI card, as shown in [Figure 19](#).




Figure 19. 3.3 V Key on a Typical 3.3 V PCI Card

1.4.7 Fan Connectors

There are two fan connectors on the MPC8349E-mITXE board, one for powering a 5 V fan (J9) and the other for powering a 12 V fan (J5). For typical fans, the red wire is always positive (+) and the black wire is always negative (–).

1.4.8 MiniPCI Connector

A MiniPCI connector (P2) for MiniPCI card installation is located on the rear side of the board. [Figure 20](#) shows how to install a MiniPCI card.




Figure 20. Installation of MiniPCI Card

1.4.9 Compact Flash Connector

A Compact Flash connector (U55) for Compact Flash card installation is located on the rear side of the board. [Figure 21](#) shows how to install a Compact Flash card.




Figure 21. Installation of Compact Flash Card

1.4.10 Battery Holder

The MPC8349E-mITXE board contains an RTC that requires a battery to maintain the data inside the RTC. The battery holder (BT1) accommodates a CR-2032. [Figure 22](#) shows how to insert a battery.




Figure 22. Installation of Battery

1.4.11 LCD Connector (J11/J12)

There are two connectors for two optional styles of character-based LCD modules. J11 is a 14-pin single-in line header, and J12 is a dual-in line header. Standard 5 V modules with negative contrast voltage (VEE) are supported. Modules with backlight must have pins 15–16 wired separately. The VR1 potentiometer is used to control contrast. Only one LCD module can be used, either through J11 or J12. The LCD interface to the MPC8349E is connected to the general-purpose I/O ports GPIO[0:7] through a 4-bit data path interface.

1.4.12 LCD Backlight Connector

The 5 V LCD backlight connector (J16) is for typical LCD backlights. The +5 V is labelled with a plus (+) sign, and the GND is labelled with a minus (–) sign on the board.

1.4.13 MCU Debug Port (J4)

J4 is the 6-pin dual in-line 68HCS08 BDM (background debug mode) interface header for programming the MC9S08QG8 microcontroller. You can use either the PC-based USBMULTILINKBDM or the standalone M68CYCLONEPRO in-circuit debugger/programmer interfaces.

1.4.14 MCU GPIO Connector

Two MCU GPIO connectors (J15, J18) serve as general-purpose I/O controlled by the MCU.

1.4.15 Power Connector

P18 is compatible with connectors from ATX power supply, supplying necessary DC power to the MPC8349E-mITXE board.

1.5 Jumpers, Switches, and LED Indicators

This section shows the default settings and descriptions of jumpers, switches, and LED indicators.

1.5.1 Powerup Configuration Jumpers

The powerup configuration jumpers at J22 sets up the system configurations. [Figure 23](#) shows the factory default configuration of J22.




Figure 23. Powerup Configuration Jumpers (J22)

Table 13 describes the position of each jumper.

Table 13. Description of Jumper J22 Positions

Position	Name	Default ON = Jumper Is On OFF = Jumper Is Off	Description
A	LGPL0	ON (0)	000 local bus EEPROM (Default) 001 I ² C EEPROM, PCI_CLK/PCI_SYNC_IN 25–44 MHz 010 I ² C EEPROM, PCI_CLK/PCI_SYNC_IN 25–66.666 MHz 011 Hard-coded option, 66 MHz, 266 MHz, 400 MHz (PCI, CSB, CPU) 100 Hard-coded option, 33 MHz, 266 MHz, 400 MHz 101 Hard-coded option, 33 MHz, 133 MHz, 266 MHz 110 Hard-coded option, 33 MHz, 166 MHz, 333 MHz 111 Hard-coded option, 66 MHz, 266 MHz, 533 MHz Hard-coded option is used in conjunction with JTAG debug
B	LGPL1	ON (0)	
C	LGPL3	ON (0)	
D	LGPL5	OFF (1)	
E	BOOT1	ON (0)	OFF (1): Default MPC8349E fetches the reset vector from Flash 0 (U4). ON (0): Default MPC8349E fetches the reset vector from Flash 1 (U7).
F	PCI_M66EN	ON (0)	OFF (1): M66EN signal is determined by the card plugged into the PCI slot (PCI 32-bit slot and MiniPCI slot). ON (0): Default M66EN signal is hardwired to 0, which is hard coded to 33 MHz PCI operation.
G	I2C-WP	ON (0)	OFF (1): I ² C EEPROM (U64) is write protected. ON (0): Default I ² C EEPROM (U64) is not write protected.
H	F_WP	OFF (1)	OFF (1): Default Flash (U4 and U7) are not write protected. ON (0): Flash (U4 and U7) are write protected.

Table 14 lists the connectors, jumpers, switches, and LEDs on the MPC8349E-mITXE board.

Table 14. Lists of Connectors, Jumpers, Switches, and LEDs

Reference	Description
Connectors	
BT1	Battery holder for RTC
J2	Local bus expansion connector
J4	Background Debug Mode (BDM). Header for Flash programming and debug of on-board MC9S08QG8 Microcontroller.
J5	12V fan connector
J6	MCU SPI control header. Serial peripheral interface (SPI) signals of the MCU for external expansion.
J9	5 V fan connector
J10	Case connector
J11,12	LCD connector
J15	MCU LED1 header. Connection to external, chassis-mounted MCU controlled LED1. Pin 1 is Anode.
J16	5 V LCD backlight connector
J18	MCU LED2 header. Connection to external, chassis-mounted MCU controlled LED2. Pin 1 is Anode.
P1	32-bit 3.3 V PCI connector
P2	MiniPCI connector (bottom side)
P3	SATA port 0
P4	SATA port 1
P6	SATA port 2
P8	SATA port 3
P11	USB MiniAB connector
P12	RJ-45 LAN connectors Enet1 (top), Enet2 (bottom). See Figure 11 .
P13	RJ-45 LAN connectors Enet3 (top), Enet4 (bottom). See Figure 11
P14	RJ-45 connectors Enet0 (top), Enet5 (bottom). Typically Enet0 is the WAN connector. Enet5 is the fifth LAN connector. See Figure 11 .
P15	COM1 serial port terminal connector (RS-232)
P16	10-pin (2.54 mm pitch) connector for RS-232 terminal connection (COM2). This is also known as RS-232 #2
P17	14 pins COP/JTAG connector
P18	ATX Power connector
P19, 20	USB type B receptacle connectors P19: USB3 (top), USB4 (bottom); P20: USB1 (top), USB2 (bottom).
U1	DIMM184 DDR1 connector
U55	Compact Flash (Type I) connector

Table 14. Lists of Connectors, Jumpers, Switches, and LEDs (continued)

Reference	Description
Jumpers	
J7	RS-232 #2 select header. Selects RS-232 #2 on P16 to be connected to either CPU UART2 (Install jumpers 1–3, 2–4 as default) or MCU SCI (Install jumpers 3–5, 4–6). Alternatively, CPU UART2 can be connected to the MCU SCI instead (Install jumpers 5–7, 6–8).
J13	MCU POR switch header. Alternate external, chassis-mounted Reset push button for MCU firmware control. This switch works in parallel to push button S4 on the PCB.
J14	CPU power control jumper. Selects ATX power supply on/off to be controlled by push button S5 (jumper 2–3 as default) or MCU firmware (jumper 1–2).
J17	MCU battery backup enable. Install jumper 1-2 to power MCU in battery standby mode. This is required if the MCU is programmed to function as a real time clock. Do not install jumper (default) if the MCU is not programmed to be in STOP mode while being battery powered.
J19	CPU Power-on reset source jumper. CPU Power-On Reset can be controlled by a hardware MAX811 reset chip (jumper 2–3 as default) or by MCU firmware (jumper 1–2).
J20	RS-232 #2 driver power source jumpers. Selects power supply for the RS 232 #2 port on P16. Install Jumper 2–3 (default) if RS-232C #2 is used for CPU UART2 (as selected by J7). Install Jumper 1–2 if RS-232 #2 is used for MCU communication and is powered even when CPU is shutdown (Standby mode).
J21	Real time clock selector. CPU real time clock interrupt request can be selected from DS1339 real time clock, [jumper 2–3], MCU [jumper 1–2], or not selected. Default is not selected.
J22	Reset configuration word source selection jumpers
Switches	
S3	System reset button. Resets the MPC8349E-mITXE board.
S4	MCU reset button. Provides soft power-up and power-down of the board. The OEM can customize the functionality in the MC9S08QG8 microcontroller firmware.
S5	Power-on push button. Powers up the MPC8349E-mITXE board.
LEDs	
D1/D2	SW0 and SW1. Controlled by the I2C expander connected to the MPC8349E
D3, D4, D5, D6	Hard disk activities LED. Hard disk activities indicators for HD0, HD1, HD2, and HD3, respectively.
D7/D8	USB port power indicator LED. Lights when power is enabled on USB port 1–4 (D7) and port 5 (D8).
D9	3.3 V Active. On means 3.3 V power is good.

1.6 MPC8349E-mITXE Board Configuration

This section describes the operational mode and configuration options of the MPC8349-mITXE board.

1.6.1 Flash Memory

Two banks of Flash memory can be swapped for booting the system, so each bank has its own system boot image. [Table 15](#) shows the jumper setting to select the Flash bank for booting the system.

Table 15. Flash Bank for Booting the System

J22.E	Description
Jumper Off	The booting bank is U4.
Jumper On	The booting bank is U7.

The two Flash memory banks are MX29LV640MTTC-90 top boot Flash memory devices. Each Flash memory bank has 135 sectors. The first 127 sectors, SA[0–126], are 64 Kbyte, and the last 8 sectors, SA[127–134], are 8 Kbyte. These last 8 sectors can be write-protected to prevent accidental erasure of the sector content for applications that may choose to use this protection feature. [Table 16](#) shows the jumper settings to write-protect sectors SA[127–134] of Flash memory.

Table 16. Flash Memory Write Protect of SA[127–134]

J22.H	Description
Jumper Off	Flash (U4 and U7) top sectors are not write protected ($\overline{WP}$ not asserted).
Jumper On	Flash (U4 and U7) top sectors are write protected ($\overline{WP}$ asserted).

1.6.2 EEPROM

An on-board serial EEPROM allows storage of miscellaneous board-related data. The EEPROM can be write-protected by S2.SW3, as shown in [Table 17](#).

Table 17. EEPROM Write Protect

J22.G	Description
Jumper Off	Serial EEPROM is write protected ($\overline{WC}$ not asserted).
Jumper On	Serial EEPROM is not write protected ($\overline{WC}$ asserted).

1.6.3 PCI Operating Frequency

An M66EN input pin determines the AC timing of the PCI interface. On the MPC8349E-mITXE board, the state of this signal can be driven to 0 by the J22 jumper to select 33 MHz AC timing. If J22.F is not driven to 0, the M66EN signal level is determined by the PCI agent card connected to PCI slot P1. If a 33 MHz only card is inserted, the M66EN signal is driven to 0 by the PCI agent card according to the PCI specification, or it is driven to 1 if it can perform at 66 MHz. See [Table 18](#).

Table 18. M66EN Signal Status Selection

J22.F	Description
Jumper Off	M66EN signal is determined by the card plugged into the PCI slot (PCI 32-bit slot and MiniPCI slot).
Jumper On	M66EN signal is hardwired to 0, which is hard coded to 33 MHz PCI operation.

1.6.4 Reset Configuration Word

The reset configuration word (RCW) controls the clock ratios and other basic device functions such as PCI host or agent mode, boot location, TSEC modes, and endian mode. The reset configuration word is divided into reset configuration word lower (RCWL) and reset configuration word higher (RCWH) and is loaded from the local bus during the power-on or hard reset flow. The default RCW low bit setting is 0x0404_0000. The default RCW high bit setting is 0xB460_A000.

The RCW is located at the lowest 64 bytes of the boot Flash memory, which is 0xFE00_0000 if the default memory map is used.

Table 19. Default RCW in Flash Memory

Address				
FE000000:	04040404	04040404	04040404	04040404
FE000010:	00000000	00000000	00000000	00000000
FE000020:	B4B4B4B4	B4B4B4B4	60606060	60606060
FE000030:	A0A0A0A0	A0A0A0A0	00000000	00000000

The RCW definitions are shown in [Figure 24](#) and [Figure 25](#).

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	LBIUCM	DDRCM	—					SPMF	—							COREPLL
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	—															

Figure 24. Reset Configuration Word Low (RCWL) Bit Settings

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Field	PCIHOST	PCI64	PCI1ABR	PCI2ABR	COREDIS	BMS	BOOTSEQ	SWEN	ROMLOC							—
	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Field	TSEC1M		TSEC2M		—								TLE	LALE	LDP	—

Figure 25. Reset Configuration Word High (RCWH) Bit Settings

Table 20. RCWL Bit Descriptions

Bits	Name	Meaning	Description
0	LBIUCM	Local bus memory controller clock mode	Local Bus Controller Clock: CSB_CLK
			0: Default ratio 1:1
			1: ratio 2:1
1	DDRCM	DDR SDRAM memory controller clock mode	DDR Controller Clock: CSB_CLK
			0: Default ratio 1:1
			1: ratio 2:1

Table 20. RCWL Bit Descriptions (continued)

Bits	Name	Meaning	Description	
2–3	—	Reserved	Must be cleared.	
4–7	SPMF[0–3]	System PLL multiplication factor	0000	16:1
			0001	Reserved
			0010	2:1
			0011	3:1
			0100 (default)	4:1
			0101	5:1
4–7	SPMF[0–3]	System PLL multiplication factor	0110	6:1
			0111	7:1
			1000	8:1
			1001	9:1
			1010	10:1
			1011	11:1
			1100	12:1
			1101	13:1
			1110	14:1
			1111	15:1
8	—	Reserved	Must be cleared.	
9–15	COREPLL [0–6]	Value	coreclk: csb_clk	VCO divider
		nn 0000 n	PLL bypassed	PLL bypassed
		00 0001 0	1:1	2
		01 0001 0	1:1	4
		10 0001 0	1:1	8
		11 0001 0	1:1	8
		00 0001 1	1.5:1	2
		01 0001 1	1.5:1	4
		10 0001 1	1.5:1	8
		11 0001 1	1.5:1	8
		00 0010 0: Default	2:1	2

Table 20. RCWL Bit Descriptions (continued)

Bits	Name	Meaning	Description	
9–15	COREPLL [0–6]	01 0010 0	2:1	4
		10 0010 0	2:1	8
		11 0010 0	2:1	8
		00 0010 1	2.5:1	2
		01 0010 1	2.5:1	4
		10 0010 1	2.5:1	8
		11 0010 1	2.5:1	8
		00 0011 0	3:1	2
		01 0011 0	3:1	4
		10 0011 0	3:1	8
		11 0011 0	3:1	8
16–31	—	Reserved.	Must be cleared.	

Table 21. Reset Configuration Word High (RCWH) Bit Descriptions

Bits	Name	Meaning	Detailed Description	
0	PCIHOST	PCI host mode	0	PCI agent
			1: Default	PCI host
1	PCI64	PCI 64 bit bus mode	0: Default	32-bit PCI interface
			1	64-bit PCI interface
2	PCI1ARB	PCI1 arbiter	0	PCI1 arbiter disabled
			1: Default	PCI1 arbiter enabled
3	PCI2ARB	PCI2 Arbiter	0	PCI2 arbiter disabled
			1: Default	PCI2 arbiter enabled
3	Reserved	—	Must be cleared	
4	COREDIS	Core disable mode	0: Default	e300 enabled
			1	e300 disabled
5	BMS	Boot memory space	0	0x0000_0000–0x007F_FFFF
			1: Default	0xFF80_0000–0xFFFF_FFFF
6–7	BOOTSEQ	Boot sequencer configuration	00: Default	Boot sequencer is disabled
			01	Boot sequencer load configuration from I ² C
			10	Boot sequencer load configuration from EEPROM
			11	Reserved

Table 21. Reset Configuration Word High (RCWH) Bit Descriptions (continued)

Bits	Name	Meaning	Detailed Description	
8	SWEN	Software watchdog enable	0: Default	Disabled
			1	Enabled
9–11	ROMLOC	Boot ROM interface location	000	DDR SDRAM
			001	PCI1
			010	PCI2
			011, 100	Reserved
			101	Local bus GPCM, 8 bits
			110: Default	Local bus GPCM, 16 bits
			111	Local bus GPCM, 32 bits
12–15	Reserved	—	Must be cleared	
16–17	TSEC1M	TSEC1 Mode	00	RGMII
			01	RTBI
			10: Default	GMII
			10	TBI
18–19	TSEC2M	TSEC2 Mode	00	RGMII
			01	RTBI
			10: Default	GMII
			10	TBI
20–27	Reserved	—	Must be cleared	
28	TLE	True little endian	0: Default	Big-endian mode
			1	True little endian mode
29	LALE	Local Bus ALE signal timing	0: Default	Normal LALE timing
			1	LALE is negated 1/2 lbiu_controller_clk earlier.
30	LDP	LDP/CKSTP pin mux state after reset	0: Default	LDP[0] and LDP[1] = local data parity.
			1	LDP[0] = CKSTOP_OUT and LDP[1] = CKSTOP_IN.
31	Reserved	—	Must be cleared	

1.6.4.1 Reset Configuration Word SPMF[0–3] and COREPLL[0–6]

CLKIN is the input to the CCB PLL to generate the CCB clock, which provides the platform logic. [Table 22](#) shows the common combinations of CLKIN, CCB, and the core frequency and their respective ratios.

Table 22. Core PLL Ratio

CLKIN	SPMF [0–3]	CCB	CCB clock: CLKIN Ratio	COREPLL [0–6]	Core Frequency	CCB Clock: CLKIN Ratio
66.666 MHz	0101	333 MHz	5:1	00 0010 0	667 MHz	2:1
66.666 MHz	0100	266 MHz	4:1	00 0010 1	667 MHz	2.5:1
66.666 MHz	0011	200 MHz	3:1	00 0010 0	600 MHz	3:1
66.666 MHz	0101	333 MHz	5:1	01 0001 1	500 MHz	1.5:1
66.666 MHz	0100	266 MHz	4:1	00 0010 0	533 MHz	2:1
66.666 MHz	0011	200 MHz	3:1	00 0010 1	500 MHz	2.5:1
66.666 MHz	0101	333 MHz	5:1	00 0001 0	333 MHz	1:1
66.666 MHz	0100	266 MHz	4:1	01 0001 1	400 MHz	1.5:1
66.666 MHz	0011	200 MHz	3:1	01 0010 0	400 MHz	2:1

1.6.4.2 Example of Changing the RCW Register Using Uboot

Issue the following uboot commands to change from 533/266 to 400/266 (CPU/CCB):

```
cp.b FE000000 100000 40
mw.b 100008 23 8
md 100000
erase FE000000 FE00FFFF
md FE000000
cp.b 100000 FE000000 40
md FE000000
reset
```

To make the changes take effect, power off the system and then power it on. [Figure 26](#) shows the change in bit settings from these uboot commands. There is no change in the SPMF field since 0b0100 is the default value representing the 266 MHz CCB frequency. The COREPLL field is changed from the default value of 0b000_0100 representing 533 MHz to the new value of 0b010_0011 representing 400 MHz core frequency.

	0	3	4	7	8	9	15						
Field	—			SPMF			—	COREPLL					
Bit Setting	0	1	0	0	0	1	0	0	1	0	0	1	1

Figure 26. Reset Configuration Word Low (RCW) Bit Settings Example

1.6.5 Power Supply

The MPC8349E requires a 3.3 V and 5 V power supply from the ATX power connector for normal operation. The 3.3 V power supply is reduced to 1.2 V and 2.5 V. The 1.2 V power is generated from a switching power supply for a CPU core and the GBE L2 switch. The 2.5 V power is generated from an LDO regulator for the DDR controller.

Figure 27 shows the power supply block diagram.




Figure 27. Power Supply Circuitry

The core supply voltage and I/O supply voltages do not have to be applied in any particular order. During the power ramp up, before the power supplies are stable, there may be an interval when the I/O pins are actively driven. After power is stable, as long as $\overline{\text{PORESET}}$ is asserted, most I/O pins are three-stated. To minimize the time I/O pins are actively driven, apply core voltage before I/O voltage and assert $\overline{\text{PORESET}}$ before the power supplies fully ramp up. In general, for a dual-supply voltage device, minimize the voltage difference between the V_{core} and $V_{\text{I/O}}$ during ramp-up and power-down.

1.6.6 Chip-Select Assignments and Memory Map

Table 23 shows an example memory map on the MPC8349E that is used for u-boot 1.1.3 in the Flash memory.

Table 23. Example Memory Map, Local Access Window, and Chip-Select Assignments

Address Range	Target Interface	Chip-Select Line	Device Name	Port Size (Bits)
0x0000_0000–0x4000_0000	DDR	MCS0/MCS1	DDR SDRAM (256 Mbytes– 1 Gbyte)	64
0x8000_0000–0x9FFF_FFFF	PCI1	Nil	PCI1 memory space (512 Mbyte)	32
0xE200_0000–0xE2FF_FFFF	PCI1	Nil	PCI1 I/O space (16 Mbyte)	32
0xA000_0000–0xBFFF_FFFF	PCI2	Nil	PCI2 memory space (512 Mbyte)	32

Table 23. Example Memory Map, Local Access Window, and Chip-Select Assignments (continued)

Address Range	Target Interface	Chip-Select Line	Device Name	Port Size (Bits)
0xE300_0000–0xE3FF_FFFF	PCI2	Nil	PCI2 I/O space (16 Mbyte)	32
0xF000_0000–0xF000_FFFF	Local bus	LCS3	CompactFlash interface	8
0xF900_0000–0xF91F_FFFF	Local bus	LCS2	Local bus expansion slot	8
0xF800_0000–0xF801_FFFF	Local bus	LCS1	GBE L2 Switch VSC7385	8
0xE000_0000–0xEFFF_FFFF	Internal bus	Nil	IMMR (1 Mbyte)	—
0xFE00_0000–0xFE7F_FFFF	Local bus	LCS0	Alternative bank of Flash memory (8 Mbyte)	16
0xFE80_0000–0xFEFF_FFFF	Local bus	LCS0	Boot Flash (8 MByte)	16

1.7 Specifications

Table 24 lists the specifications of the MPC8349E-mITXE board.

Table 24. MPC8349E-mITXE Board Specifications

Characteristics	Specifications		
Power requirements:		Typical	Maximum
	3.3 V DC	3.0 A	6.5 A
	5.0 V DC	300 mA	2.0 A
Communication processor	MPC8349E running @ 533 MHz		
Addressing: Total address range	4 Gbyte (32 address lines)		
Flash memory (local bus)	Up to 16 Mbyte with two chip-selects		
DDR SDRAM	Up to 1 Gbyte DDR SDRAM at DDR333 with optional ECC feature		
Operating temperature	0°C to 70°C (room temperature)		
Storage temperature	–25°C to 85°C		
Relative humidity	5% to 90% (noncondensing)		
PCB dimensions:			
Length	6692 mils		
Width	6692 mils		
Thickness	61.4 mils		

1.8 Mechanical Data

Figure 28 shows the MPC8349E-mITXE dimensions (in mils). The board dimensions are 170 mm $\times$ 170 mm (6692 mils $\times$ 6692 mils) for integration in a mini-ITX chassis with a small footprint. The locations of the mounting holes are shown in Figure 28.




Figure 28. Dimensions of the MPC8349E-mITXE Board

2 Getting Started

This section describes how to boot up the MPC8349E-mITXE board. The on-board Flash memory has been preloaded with a Flash image from the factory. Before powering up the board, set the on-board jumpers according to the settings listed in Section 2.1, “Board Jumper Settings,” install the DDR memory module according to the instructions in Section 2.2, “Install DIMM Module,” and then make all the external connections as described in Section 2.3, “External Connections.”

CAUTION

Avoid touching areas of integrated circuitry and connectors; static discharge can damage circuits.

2.1 Board Jumper Settings

Figure 29 shows the top view of the MPC8349E-mITXE with pin 1 marked for each reference. Using Figure 29 as a guide, the default jumper settings are given in Table 25 starting at the left-hand top corner of the board and moving around the board in a clockwise manner.




Figure 29. MPC8349E-mITXE Top View

Set the jumpers to their default settings as given in [Table 25](#).

Table 25. Default Jumper Settings

Reference	Default Jumper Setting	√ = Jumper × = No Jumper
J19	2–3	√
J13		×
J4		×
J7	1–3, 2–4	√
J6		×
J17		×
J21	not used	×
P16		×
J10		×
J16		×
J15		×
J18		×
J20	2–3	√
J12		×
J2		×
J9		×
J11		×
J14	2–3	√
J5		×

2.2 Install DIMM Module

A 256-Mbyte DIMM is shipped with the platform. Install this memory module (when the platform is powered down) onto the DIMM connector U1 as shown in [Figure 30](#). This DIMM connector can accommodate 64-MByte to 1-GByte modules. The MPC8349E reads the DDR serial presence detect (SPD) data from the EEPROM on the DIMM module to identify the module type and various SDRAM configurations and timing parameters.

WARNING

Switch the power OFF when installing/removing the DIMM module.




Figure 30. Installing the DDR1 DIMM Module

Both error correcting codes (ECC) and non-ECC DIMM modules are supported. The MPC8349E software reads the module data width field in the SPD EEPROM to determine whether ECC is present and configures the corresponding registers in the internal DDR controller. DDR1 unbuffered DIMM modules with fewer than 12 or greater than 14 row addresses are not supported. DIMM modules with fewer than 8 or greater than 11 column addresses are not supported.

Table 26. Supported ROW/COLUMN Address Combinations

Row/Column Addresses	Number
ROW	12–14
COLUMN	8–11

2.3 External Connections

Do not turn on power until all cables have been connected and the serial port has been configured as described in [Section 2.4, “Serial Port Configuration \(PC\).”](#)

2.3.1 Cable Connections

Connect the serial port of the -mITXE system and the personal computer using RS-232 cable supplied with the system. Then connect the AC adaptor as in shown in [Figure 31](#).




Figure 31. External Connections

2.4 Serial Port Configuration (PC)

Before powering up the MPC8349E-mITXE system, configure the serial port of the attached computer as follows:

Data rate: 115.2 Kbps,
 Number of data bits: 8,
 Parity: none,
 Number of Stop bits: 1,
 Flow Control: Disabled.

2.5 Power Up

Press the power button on the front panel.




Figure 32. Front Panel

A few seconds after power up, the U-Boot prompt => should be received by the Terminal program as shown below:

```
U-Boot 1.x.x (FSL Development) (Date - time) MPC83XX
```

Clock configuration:

```
Coherent System Bus:  xxx MHz
Core:                  yyy MHz
Local Bus Controller: xxx MHz
Local Bus:             xx  MHz
DDR:                  xxx MHz
I2C:                  xxx MHz
TSEC1:                 xxx MHz
TSEC2:                 xxx MHz
USB MPH:               xxx MHz
USB DR:                xxx MHz
```

...

Freescall TSEC0, Freescall TSEC1

IDE: Bus 0:

=>

NOTE

The normal function of the product may be disturbed by strong electromagnetic interference. If so, simply reset the product to resume normal operation by following the instruction manual. If normal function does not resume, please use the product in another location

3 MPC8349E-mITXE Software

A board support package (BSP) is pre-installed on the MPC8349E-mITXE. This BSP consists of a bootloader (u-boot), a generic PPC Linux-based system, and associated file system. U-boot and the Linux kernel reside in the on-board Flash memory while the File system is pre-installed on the hard disk shipped with the MPC8349E-mITXE. Upon power up, the Linux system is running on the MPC8349E-mITXE.

The MPC8349E-mITXE BSP generation takes advantage of a tool called the Linux Target Image Builder or LTIB. LTIB is a suite of tools that leverages existing Open Source configuration scripts and source code packages and bundles them all into a single BSP generation bundle. The source code packages include boot loaders and Linux kernel sources as well as many user-space source code packages to build a complete BSP. LTIB also provides compiler packages required to build the BSP. Freescale developers use LTIB to create BSPs for a multitude of Freescale development targets. LTIB leverages as much BSP elements as possible for all Freescale targets that are supported while offering the flexibility required to customize, as necessary, components that require platform specific modifications.

The MPC8349E-mITXE BSP release package contains the following:

- mpc8349e-mitx-<yyyymmdd>.iso

This file is an ISO image that may be burned to a CD-ROM or mounted directly from your hard disk. Note that <yyyymmdd> is the release creation date.

The LTIB installation script that installs all necessary packages on a host Linux PC and allows you to modify the BSP and packages within the BSP is in /ltib-mpc8349e-mitx subdirectory within the ISO image.

This ISO image contains a file called Readme.txt which describes all the details required to generate and install the BSP on the MPC8349E-mITXE hardware platform. Readme.txt contains the latest information for each BSP release. The ISO image also contains Release Notes.txt which describes changes to the current BSP version versus earlier releases.

To rebuild the BSP package or to add application software, follow the instructions in the Readme.txt very carefully. Readme.txt is part of the ISO release and it contains specific details on how to build, run, and install the BSP. When followed closely the Readme.txt will guide the user to achieve a successful re-installation of the BSP on the MPC8349E-mITXE platform.

This ISO image contains the following documents as well:

- MPC8349EMITXUG.pdf, this user's guide document in pdf format
- MPC8349E-mITXE_schematic.pdf, the platform schematic in pdf format
- SEC2SWUG.pdf: User's Guide for the Driver software of the Security engine. This document details the driver software interface of the Security Engine to boost the throughput performance of Security applications such as IPSec.
- LtibFAQ.pdf, Frequently Asked Questions for LTIB, which is a useful document describing how to make use of LTIB to build the ISO image.

3.1 Third-Party Application Software

Many third-party applications are available for the MPC8349E-mITXE. They are typically built on top of the original BSP delivered by Freescale and they can be installed on the hard disk. To run demonstrations

or to acquire details of Freescale's third-party applications for this MPC8349E-mITXE, contact your local Freescale sales office.

4 Revision History

Table 27 provides a revision history for this document.

Table 27. Document Revision History

Revision	Date	Substantive Change(s)
2	10/2006	This revision of the manual corresponds to the MPC8349E-MITXE rev 1.0 board. All references to MPC8349E-mITX changed to MPC8349E-mITXE. In Figure 4, changed the DS1339 label from '16 KHz crystal' to '32.768 KHz crystal.' In Table 7, changed address 4 RAM word from '0x0FA_FD00' to '0x0FAF_FD00.' In Section 1.2.9, "GBE L2 Switch (VSC7385) Parallel Interface," changed first sentence. In Section 1.2.14, "USB 2.0 Interface," added "Note that OTG software support is subject to Linux kernel support" to end of first paragraph. In the introduction to Figure 28, "Dimensions for the MPC8349E-mITX Board," the dimensions of the figure were corrected to mils. Also changed 6692 mm × 6692 mm to 6692 mils × 6692 mils. In Table 13, changed description of I2C-WP. I²C write protection. In Table 23, changed address range for Chip-Select Line MCS0, LCS2, and both LCS0. Changed chip-select line from MCS0 to MCS0/MCS1 and device name notation from (256 Mbyte) to (256 Mbyte–1 Gbyte). Changed port size for LCS2 and LCS3 chip select to 8 bits. In Table 24, corrected the PCB dimensions to mils. In Table 25, Default Jumper Settings, corrected the default setting for J17.
1	9/2006	This revision of the manual corresponds to the MPC8349E-MITXE rev 1.0 board. Added Warning and Note to first page. Section 1.1, "Features," added 'two ESSI EN29LV640 Flash memory banks' example under Memory subsystem and changed 'Atmel™ AT24C08 serial EEPROM' to 'ST M24256 Serial EEPROM.' Figure 2, changed direction of arrow on CF-CARD. Figure 6, changed direction of arrows on $\overline{FOCS}$ and $\overline{F1CS}$. Table 23, "Example Memory Map, Local Access Window, and Chip-Select Assignments," under Device Name column for Alternative bank of Flash memory and Boot Flash row, changed 16 Mbyte to 8 Mbyte. Replaced Figure 31, "External Connections," and surrounding text. Table 24, "MPC8349E-mITXE Board Specifications": modified power requirements information. Section 1.2.7, "I²C": added section. Section 1.6.4.2, "Example of Changing the RCW Register Using Uboot": added example for changing CPU/CCB speeds. Section 2.5, "Power Up": added note about electromagnetic interference to end of section.
0	6/2006	This revision of the manual corresponds to the MPC8349e-MITXE rev 1.0 board. Initial release.

THIS PAGE INTENTIONALLY LEFT BLANK

How to Reach Us:

Home Page:

www.freescale.com

email:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
1-800-521-6274
480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064, Japan
0120 191014
+81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2006.

Document Number: MPC8349EMITXUG
Rev. 2
10/2006

